## TPS728185315EVM-267

This user's guide describes the characteristics, operation, and use of the TPS728185315EVM-267 evaluation module (EVM). This EVM contains two TPS728185315 low-dropout linear regulator ICs, one in the chipscale (YZU) package and the other in the $2 m m \times 2 m m$ QFN (DRV) package. This document includes EVM specifications, recommended test setup, test results, bill of materials (BOM), and a schematic diagram.

## Contents

|  | Introductio |
| :---: | :---: |
| 2 | Input/Output Connector Descriptions .......................................................................... 2 |
| 3 | Board Layout[................................................................................. 4 |
| 4 | Bill of Materials and Schematic................................................................................. 5 |
|  | List of Figures |
| 1 | VSET Toggled Low to High, I lout $=1 \mathrm{~mA}$..................................................................... 3 |
| 2 | VSET Toggled High to Low, I Iout 1 mA $\ldots$................................................................. 3 |
| 3 | VSET Toggled Low to High, I Iout 10 mA ................................................................ 3 |
| 4 | VSET Toggled High to Low, Iout 10 mA .................................................... |
| 5 | Top Assembly Layer |
| 6 | Top Layer.............................................................................................. 4 |
| 7 | Bottom Layel[.......................................................................................... 4 |
| 8 | Schematic............................................................................................... 5 |
|  | List of Tables |
| 1 | Typical Performance Specification Summary ............................................................... 2 |
| 2 | HPA267 Bill of Materials |

## 1 Introduction

The Texas Instruments TPS728185315EVM-267 evaluation module contains two TPS728185315 low-dropout linear regulator ICs, one in the chipscale package (YZU) and the other in the $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ QFN (DRV) package. The TPS728185315 can provide up to 200 mA of dc current and the output voltage can be quickly switched between 1.85 V and 3.15 V using the VSET pin. The goal of the EVM is to facilitate evaluation of the TPS728185315 IC.

### 1.1 Performance Specification Summary

Table 1provides a summary of the TPS728185315EVM performance specifications. All specifications are given for an ambient temperature of $25^{\circ} \mathrm{C}$.

Table 1. Typical Performance Specification Summary

|  | CONDITION | VOLTAGE RANGE <br> (V) |  |  | CURRENT RANGE (mA) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |
| $\mathrm{V}_{\text {BIAS }}$ IN | $\mathrm{V}_{\mathrm{O}}=1.85 \mathrm{~V}$ | 2.7 |  | $6.5{ }^{(1)}$ |  | 200 |  |
| $\mathrm{V}_{\text {IN }}$ IN | $\mathrm{V}_{\mathrm{O}}=3.15 \mathrm{~V}$ | 3.55 |  | $6.5{ }^{(1)}$ |  | 200 |  |
| $\mathrm{V}_{\text {OUT }}$ |  | 1.795 | 1.85 | 1.906 |  |  | $200{ }^{(1)}$ |
| V ${ }_{\text {OUT }}$ |  | 3.056 | 3.15 | 3.245 |  |  | $200{ }^{(1)}$ |

(1) Linear regulator power dissipation is computed as $P_{D}=\left(V_{I N}-V_{O U T}\right) \times l_{\text {OUT }}$. As specified in the data sheet, the regulator's package has a finite power dissipation rating depending on the ambient temperature, board type, and airflow. Using $\mathrm{V}_{\mathrm{IN}}$ and/or $V_{\text {OUT }}$ voltages other than the typical voltages recommended in the table or using the EVM in an environment with an ambient temperature higher than $25^{\circ} \mathrm{C}$ significantly reduces the maximum allowed output current. See the data sheet for the regulator package's thermal resistance data, and see TI application report Digital Designer's Guide to Linear Voltage Regulators and Thermal Management (SLVA118) for a full explanation.

### 1.2 Modifications

To aid user customization of the EVM, the board was designed with devices having 0603 or larger footprints. A real implementation likely occupies less total board space.

Changing components can improve or degrade EVM performance. For example, adding a larger output capacitor reduces output voltage undershoot but lengthens response time after a load transient event. Adding a larger input capacitor reduces droop at the $\mathrm{V}_{\mathbb{I N}}$ pin that inductive leads from the $\mathrm{V}_{\text {IN }}$ power supply may cause during a load transient.

## 2 Input/Output Connector Descriptions

J1-VIN Positive connection to the power input supply ( $\mathrm{V}_{\text {IN }}$ ) for the QFN (DRV) packaged IC.
J2-VOUT Positive connection for the output load on $\mathrm{V}_{\text {OUT }}$ for the QFN (DRV) packaged IC.
J3-GND Return connection for the input supply for both ICs.
J4-GND Ground return connection for the output load for both ICs.
J5-VIN Positive connection to the power input supply ( $\mathrm{V}_{\mathrm{IN}}$ ) for the chipscale (YZU) packaged IC.
J6-VOUT Positive connection for the output load on $\mathrm{V}_{\text {OUT }}$ for the chipscale (YZU) packaged IC.
JP1- ON/EN/OFF - When this jumper is placed in the ON position, the chipscale (YZU) device's ENable pin is tied to $\mathrm{V}_{\mathbb{I}}$, thereby enabling the device. When the jumper is placed in the OFF position, the the chipscale (YZU) device's ENable pin is tied to ground, thereby disabling the device.
JP2- VOUT2/VSET/VOUT1 - When this jumper is placed in the VOUT2 position, the QFN (DRV) packaged device's VSET pin is tied to $\mathrm{V}_{\text {IN }}$, thereby setting $\mathrm{V}_{\text {OUT }}=3.15 \mathrm{~V}$. When the jumper is placed in the VOUT1 position, the the QFN (DRV) packaged device's VSET pin is tied to ground, thereby setting $V_{\text {OUT }}=1.85 \mathrm{~V}$.
JP3- VOUT2/VSET/VOUT1 - When this jumper is placed in the VOUT2 position, the chipscale (YZU) packaged device's VSET pin is tied to $\mathrm{V}_{\text {IN }}$, thereby setting $\mathrm{V}_{\text {OUT }}=3.15 \mathrm{~V}$. When the jumper is placed in the VOUT1 position, the the chipscale (YZU) packaged device's VSET pin is tied to ground, thereby setting $\mathrm{V}_{\text {OUT }}=1.85 \mathrm{~V}$.
JP4- ON/EN/OFF - When this jumper is placed in the ON position, the QFN (DRV) device's ENable pin is tied to $\mathrm{V}_{\text {IN }}$, thereby enabling the device. When the jumper is placed in the OFF position, the QFN (DRV) device's ENable pin is tied to ground, thereby disabling the device.
TP1 - Test point for measuring $\mathrm{V}_{\mathrm{IN}}$ for the QFN (DRV) packaged device.

TP2 - Test point for measuring $\mathrm{V}_{\text {OUT }}$ for the QFN (DRV) packaged device.
TP3 - Test point for measuring board ground.
TP4 - Test point for measuring $\mathrm{V}_{\mathrm{IN}}$ for the chipscale (YZU) packaged device.
TP5 - Test point for measuring $\mathrm{V}_{\text {OUT }}$ for the chipscale (YZU) packaged device.

### 2.1 Test Setup

The maximum recommended voltage allowed on the IN terminal is 6.5 V with the maximum on EN or VSET being $\mathrm{V}_{1 \mathbb{}}$. Headers J 1 and J 5 are not connected. So, connect the positive side of separate or one input power supply to headers J 1 and J 5 and the negative (ground) side header J3. To enable the QFN (DRV) packaged regulator, place JP1 in the ON postion. To enable the chipscale (YZU) packaged regulator, place JP4 in the ON postion. Use JP2 or JP3 to change the output voltage of the DRV and YZU packages respectively, between VOUT1 $=1.85 \mathrm{~V}$ and VOUT2 $=3.15 \mathrm{~V}$. When connecting the positive side of external loads to either header J 2 or J 6 and the negative (ground) side to header J 4 , use short, twisted leads in order to minimize DC drop at the connector and/or inductive voltage dip after a transient load is removed. Additional input capacitance may be required if the input power supply is connected to the boards via long leads and/or fast load transients are applied to the output.

### 2.2 Test Results

Figure 1 shows the test results at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ using this EVM:


Figure 1. VSET Toggled Low to High, $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$


Figure 3. VSET Toggled Low to High, $\mathrm{I}_{\text {OUt }}=10 \mathrm{~mA}$


Figure 2. VSET Toggled High to Low, $\mathrm{I}_{\text {OUT }}=\mathbf{1} \mathrm{mA}$


Figure 4. VSET Toggled High to Low, $\mathrm{I}_{\text {OUT }}=\mathbf{1 0} \mathrm{mA}$

3 Board Layout
Board layout is important for best PSR and lowest noise. Figure 5, Figure 6, and Figure 7 show the board layout for the HPA267 PWB. See the data sheet for more specific layout guidelines.


Figure 5. Top Assembly Layer


Figure 6. Top Layer


Figure 7. Bottom Layer

## $4 \quad$ Bill of Materials and Schematic

### 4.1 Bill of Materials

Table 2. HPA267 Bill of Materials

| Count | RefDes | Value | Description | Size | Part Number | MFR |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | C1, C4, C5, <br> C8 | Open | Capacitor, Ceramic | 0603 |  |  |
| 2 | C2, C3 | $1.0 \mu \mathrm{~F}$ | Capacitor, Ceramic, $10 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, \pm 20 \%$ | 0402 | ECJ-0EB1A105M | Panasonic |
| 2 | C6, C7 | $1.0 \mu \mathrm{~F}$ | Capacitor, Ceramic, $10 \mathrm{~V}, \mathrm{X}$ R, $\pm 20 \%$ | 0402 | ECJ-0EB1A105M | Panasonic |
| 2 | J1, J2 |  | Header, 2 pin, 100 mil spacing, (36-pin strip) | $0.100 \times 2$ | PTC36SAAN | Sullins |
| 2 | J5, J6 |  | Header, 2 pin, 100mil spacing, (36-pin strip) | $0.100 \times 2$ | PTC36SAAN | Sullins |
| 2 | J3, J4 |  | Header, Male 4 pin, 100mil spacing, (36-pin <br> strip) | $0.100 \times 4$ | PTC36SAAN | Sullins |
| 2 | JP1, JP2 |  | Header, 3 pin, 100mil spacing, (36-pin strip) | $0.100 \times 3$ | PTC36SAAN | Sullins |
| 2 | JP3, JP4 |  | Header, 3 pin, 100mil spacing, (36-pin strip) | $0.100 \times 3$ | PTC36SAAN | Sullins |
| 2 | TP1, TP2 |  | Test Point, Red, Thru Hole Color Keyed | $0.100 \times 0.100$ | 5000 | Keystone |
| 2 | TP4, TP5 |  | Test Point, Red, Thru Hole Color Keyed | $0.100 \times 0.100$ | 5000 | Keystone |
| 1 | TP3 |  | Test Point, Black, Thru Hole Color Keyed | $0.100 \times 0.100$ | 5001 | Keystone |
| 1 | U1 |  | IC, 200 mA, LDO with Pin Selectable Dual <br> Output Voltage Levels | SON-6 | TPS728185135DRV | TI |
| 1 | U2 |  | IC, 200 mA, LDO with Pin Selectable Dual <br> Output Voltage Levels | WCSP | TPS728185315YZU | TI |
| 1 | - |  | PCB, 1.6 In $\times 1.3$ In $\times 0.062$ In | HPA267 | Any |  |
| 4 | - |  | Shunt, 100mil, Black | 0.100 | $929950-00$ | 3M |

### 4.2 Schematic Drawing

Figure 8 is the schematic for the TPS728185315EVM-267.


Figure 8. Schematic

## EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES
ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.
EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.
TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.
Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on Tl's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh
No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

## FCC Warning

This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES
ONLY and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

## EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 3 V to 5 V and the output voltage range of 3 V to 3.3 V .
Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.
Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.
During normal operation, some circuit components may have case temperatures greater than $25^{\circ} \mathrm{C}$. The EVM is designed to operate properly with certain components above $25^{\circ} \mathrm{C}$ as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent Tl deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
Tl assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Tl products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, Tl will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com |
| :--- | :--- |
| Data Converters | aataconverter.ti.com |
| DSP | asp.ti.com |
| Interface | nterface.ti.com |
| Logic | ogic.ti.com |
| Power Mgmt | ower.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | WWW.ti-rfid.com |
| Low Power | WWw.ti.com/pw |
| Wireless |  |

Applications
Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video \& Imaging
Wireless Nww.ti.com/wireless
www.ti.com/audio
WWw.ti.com/automotive
WWw.ti.com/broadband www.ti.com/digitalcontro www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security Www.ti.com/telephony Www.ti.com/vided

Nww.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated

